

CLAIMS

What is claimed is:

1 1. A method of producing a signal, comprising:  
2 providing a first signal having a first frequency;  
3 providing a second signal, the second signal having a frequency that is  
4 adjustable by a first step size;  
5 providing a third signal, the third signal having a frequency that is adjustable  
6 by a second step size;  
7 producing a fourth signal; and  
8 mixing the third signal with the fourth signal to produce a fifth signal;  
9 wherein producing the fourth signal comprises mixing the first signal with the  
10 second signal.

1 2. The method of Claim 1, wherein the units of the first and second step sizes  
2 are Hz, the frequency of the second signal is the first step size times N, where N is  
3 an integer, the frequency of the third signal is the second step size times M where M  
4 is an integer, and i times M is equal to  $N \pm 1$ , where i is an integer.

1 3. The method of Claim 2, wherein providing the second signal comprises  
2 operating a first local oscillator.

1    4.    The method of Claim 2, wherein providing the third signal comprises  
2    operating a second local oscillator.

1    5.    The method of Claim 2, wherein providing the second signal comprises  
2    operating a first local oscillator, providing the third signal comprises operating a  
3    second local oscillator, and each of the first and second local oscillators includes a  
4    phase-locked loop.

1    6.    The method of Claim 5, further comprising bandpass filtering an output signal  
2    produced by the mixing of the first signal and the second signal.

1    7.    The method of Claim 6, wherein the band pass filtering selects an upper  
2    sideband of the output signal produced by the mixing of the first signal and the  
3    second signal.

1    8.    The method of Claim 6, wherein band pass filtering selects a lower sideband  
2    of the output signal produced by the mixing of the first signal and the second signal.

1    9.    The method of Claim 7, further comprising selecting an upper sideband of the  
2    fifth signal.

1    10.   The method of Claim 8, further comprising selecting a lower sideband of the  
2    fifth signal.

1    11. The method of Claim 6, wherein providing the first signal comprises receiving  
2    the first signal.

1    12. The method of Claim 6, wherein providing the first signal comprises  
2    generating the first signal.

1    13. The method of Claim 6, further comprising providing at least one  
2    predetermined pair of values for N and M.

1    14. A method of downconverting a signal, comprising:  
2                providing a first, second, third, fourth and fifth signal, wherein the second  
3    signal has a frequency L2, the third signal has the frequency L2 and is phase shifted  
4    90° with respect the second signal; the fourth signal has a frequency L1, and the fifth  
5    signal has the frequency L1 and is phase shifted 90° from the fourth signal;  
6    splitting the first signal to produce a first splitter output signal and a second splitter  
7    output signal;  
8                mixing the first splitter output signal with the second signal to produce a first  
9    mixer output signal, and low pass filtering the first mixer output signal to produce a  
10   first filter output signal;  
11                mixing the second splitter output signal with the third signal and low pass  
12   filtering to produce a second mixer output signal, low pass filtering the second mixer  
13   output signal to produce a second filter output signal;

20801021000000000000000000000000

14        mixing the first filter output signal with the fourth signal to produce a third  
15    mixer output signal;  
  
16        mixing the second filter output signal with the fifth signal to produce a fourth  
17    mixer output signal; and  
  
18        combining the third mixer output signal and the fourth mixer output signal to  
19    produce a combiner output signal;  
  
20        wherein frequency L2 is adjustable by a first step size, frequency L1 is  
21    adjustable by a second step size, frequency L2 is the first step size times N,  
22    frequency L1 is the second step size times M, and i times M is equal to  $N \pm 1$ , where  
23    i, M and N are integers.

1    15.   The method of Claim 14, wherein providing the second, third, fourth and fifth  
2    signals comprises operating at least two local oscillators, each local oscillator  
3    including a phase-locked loop.

1    16.   The method of Claim 15, further comprising changing the output frequency of  
2    at least one of the least two local oscillators.

1    17.   A method of upconverting a signal, comprising:  
2        providing a first, second, third, fourth and fifth signal, wherein the second  
3    signal has a frequency L2, the third signal has the frequency L2 and is phase shifted

2000-02-08-000000

4        90° with respect the second signal; the fourth signal has a frequency L1, and the fifth  
5        signal has the frequency L1 and is phase shifted 90° from the fourth signal;  
6        splitting the first signal to produce a first splitter output signal and a second splitter  
7        output signal;  
8                mixing the first splitter output signal with the second signal to produce a first  
9        mixer output signal, and high pass filtering the first mixer output signal to produce a  
10      first filter output signal;  
11                mixing the second splitter output signal with the third signal and high pass  
12        filtering to produce a second mixer output signal, low pass filtering the second mixer  
13        output signal to produce a second filter output signal;  
14                mixing the first filter output signal with the fourth signal to produce a third  
15        mixer output signal;  
16                mixing the second filter output signal with the fifth signal to produce a fourth  
17        mixer output signal; and  
18                combining the third mixer output signal and the fourth mixer output signal to  
19        produce a combiner output signal;  
20                wherein frequency L2 is adjustable by a first step size, frequency L1 is  
21        adjustable by a second step size, frequency L2 is the first step size times N,  
22        frequency L1 is the second step size times M, and i times M is equal to  $N \pm 1$ , where  
23        i, M and N are integers.

202007202020

1    18.    The method of Claim 17, wherein providing the second, third, fourth and fifth  
2    signals comprises operating at least two local oscillators, each local oscillator  
3    including a phase-locked loop.

1    19.    The method of Claim 17, further comprising changing the output frequency of  
2    at least one of the least two local oscillators.

1    20.    The method of Claim 21, further comprising changing the frequency L2 by an  
2    integer multiple of the first step size, and changing the frequency L1 by an integer  
3    multiple of the second step size.

1    21.    A circuit, comprising:  
2                a first local oscillator having a first step size, the first local oscillator having an  
3                output terminal;  
4                a first mixer having a first input terminal adapted to receive a first signal, a  
5                second input terminal coupled to the output terminal of the first local oscillator, and  
6                further having an output terminal;  
7                a second local oscillator having a second step size, the second local oscillator  
8                having an output terminal; and  
9                a second mixer having a first input terminal coupled to the output terminal of  
10          the first mixer, a second input terminal coupled to the output terminal of the second  
11          local oscillator, and further having an output terminal;

12 wherein first and second local oscillators each comprise a phase-locked loop,  
13 and the first step size is NX, the second step size is MX, X has units of Hz, and i  
14 times M equals N $\pm$ 1, where i, M and N are integers.

1 22. The circuit of Claim 21, further comprising a filter coupled to the output of the  
2 first mixer.

1 23. The circuit of Claim 22, wherein the filter is a high pass filter.

1 24. The circuit of Claim 23, wherein the filter is a low pass filter.

1 25. The circuit of Claim 21, wherein the first and second local oscillators each  
2 include at least one input terminal adapted to receive information regarding a  
3 desired output frequency of that local oscillator.

1 26. The circuit of Claim 22, further comprising a first signal source coupled to the  
2 first input terminal of the first mixer.

1 27. The circuit of Claim 22, further comprising a third mixer coupled to a fourth  
2 mixer, the third mixer coupled to a quadrature output terminal of the first local  
3 oscillator and the fourth mixer coupled to a quadrature output terminal of the second  
4 local oscillator.

1       28. A converter for radio applications, suitable for integration on a single chip,  
2 comprising:  
3            a first and a second frequency synthesizer, each comprising a phase-locked  
4 loop, and each adapted to provide an in-phase output signal at an in-phase output  
5 signal terminal, and a quadrature output signal at a quadrature output signal  
6 terminal;  
7            a first and a second mixer coupled, respectively, to the in-phase and  
8 quadrature output signal terminals of the first local oscillator;  
9            a third and a fourth mixer coupled, respectively, to the in-phase and  
10 quadrature output signal terminals of the second local oscillator;  
11            a power splitter having a first output terminal coupled to the first mixer, and a  
12 second output terminal coupled to the second mixer;  
13            a combiner having a first input terminal coupled to an output terminal of the  
14 third mixer, and a second input terminal coupled to an output terminal of the fourth  
15 mixer;  
16            a first filter coupled to an output terminal of the first mixer and further coupled  
17 to an input terminal of the third mixer;  
18            a second filter coupled to an output terminal of the second mixer and further  
19 coupled to an input terminal of the fourth mixer; and  
20            a signal source coupled to an input terminal of the power splitter;

21 wherein the first frequency synthesizer has a first step size NX, the second  
22 frequency synthesizer has a second step size MX, and  $iM = N \pm 1$ , where N, M and i  
23 are integers.

1 29. The converter of Claim 28, wherein the first and second filters are low-pass  
2 filters and the converter is a downconverter.

1 30. The converter of Claim 28, wherein the first and second filters are high-pass  
2 filters and the converter is an upconverter.

1 31. The converter of Claim 28, wherein the first and second filters are bandpass.

1 32. An image reject mixer, comprising:

2 a first and a second local oscillator, each comprising a phase-locked loop,  
3 and each adapted to provide an in-phase output signal at an in-phase output signal  
4 terminal, and a quadrature output signal at a quadrature output signal terminal;

5 a first and a second mixer coupled, respectively, to the in-phase and  
6 quadrature output signal terminals of the first local oscillator;

7 a third and a fourth mixer coupled, respectively, to the in-phase and  
8 quadrature output signal terminals of the second local oscillator;

9 a first power splitter having a first output terminal coupled to the first mixer,  
10 and a second output terminal coupled to the second mixer;

208070-2354500

11        a combiner having a first input terminal coupled to an output terminal of the  
12    third mixer, and a second input terminal coupled to an output terminal of the fourth  
13    mixer;

14        a first filter coupled to an output terminal of the first mixer and further coupled  
15    to an input terminal of the third mixer;

16        a second filter coupled to an output terminal of the second mixer and further  
17    coupled to an input terminal of the fourth mixer;

18        wherein the first local oscillator has a first step size NX, the second local  
19    oscillator has a second step size MX, and  $iM = N \pm 1$ , where N, M and i are integers.

1    33.    The circuit of Claim 32, wherein the first and second filters are bandpass  
2    filters.

1    34.    The circuit of Claim 33, wherein the bandpass filters are low-pass filters.

1    35.    The circuit of Claim 33, wherein the bandpass filters are high-pass filters.

1    36.    The circuit of Claim 33, further comprising a signal source coupled to an input  
2    terminal of the power splitter.

3